The effect of body thickness (5-13 nm) on the leakage currents of top-gated, InAs-on-insulator field-effect-transistors with a channel length of $200 nm is explored. From a combination of experiments and simulation, it is found that the OFF-state currents are primarily dominated by Shockley Read Hall recombination/generation and trap-assisted tunneling. The OFF currents are shown to decrease with thickness reduction, highlighting the importance of the ultrathin body device configuration. The devices exhibit promising performances, with a peak extrinsic and intrinsic transconductances of $1.7 and 2.3 mS/lm, respectively, at a low source/drain voltage of 0.5 V and a body thickness of $13 nm. High-mobility semiconductors have been actively explored in the recent years for use as the channel material of field-effect transistors (FETs) to enable low-power and highspeed electronics. [1] [2] [3] [4] [5] [6] In this regard, the use of ultrathin layers of III-V semiconductors on conventional Si substrates has been recently explored, taking advantage of the excellent electrical properties of III-Vs along with the well-established processing technology of Si.
The effect of body thickness (5-13 nm) on the leakage currents of top-gated, InAs-on-insulator field-effect-transistors with a channel length of $200 nm is explored. From a combination of experiments and simulation, it is found that the OFF-state currents are primarily dominated by Shockley Read Hall recombination/generation and trap-assisted tunneling. The OFF currents are shown to decrease with thickness reduction, highlighting the importance of the ultrathin body device configuration. The devices exhibit promising performances, with a peak extrinsic and intrinsic transconductances of $1.7 and 2.3 mS/lm, respectively, at a low source/drain voltage of 0.5 V and a body thickness of $13 nm. High-mobility semiconductors have been actively explored in the recent years for use as the channel material of field-effect transistors (FETs) to enable low-power and highspeed electronics. [1] [2] [3] [4] [5] [6] In this regard, the use of ultrathin layers of III-V semiconductors on conventional Si substrates has been recently explored, taking advantage of the excellent electrical properties of III-Vs along with the well-established processing technology of Si. 3, 5 Two distinct approaches have been proposed; one utilizing the direct epitaxial growth of complex multilayers on Si 3, 7 and the other involving the layer transfer of ultrathin films from a III-V source wafer onto a Si/SiO 2 handling substrate. 5, 6 The latter structure is termed III-V-on-insulator or "XOI" (Refs. 5 and 8) in resemblance to the conventional Si-on-insulator (SOI) technology. To date, high mobility InAs XOI n-FETs have been experimentally reported with the effective electron mobility of l n ¼ 1000-5000 cm 2 /Vs for a body thickness of T InAs ¼ 7-18 nm (Ref. 5). These initial results are highly promising, and set the need for an in-depth exploration of the performance limits of the enabled transistors, especially when scaled to short channel lengths, L G . Here, we report on the detailed device characterization of top-gated XOI FETs with L G $ 200 nm as a function of T InAs in order to better understand the operation of the devices through experiments and simulations. The gate delays of the devices are also extracted and benchmarked against other transistor technologies, shedding light on the potential of the XOI technology.
Ultrathin, fully relaxed InAs membranes of different thicknesses (T InAs ¼ 5 nm, 8 nm, and 13 nm) were transferred onto Si/SiO 2 substrates using an epitaxial layer transfer (ELT) technique reported previously. 5, [9] [10] [11] Here, a thick SiO 2 layer (thickness, 1.2 lm) was used as the back-side insulator (i.e., body oxide) to reduce the parasitic capacitance of the Si substrate. Ni (thickness, $40 nm) source (S) and drain (D) electrodes were fabricated using electron-beam lithography and annealed at 300 C for 1 min in a N 2 ambient. 12 A 10 nm-thick ZrO 2 gate dielectric was subsequently deposited by atomic layer deposition at 130 C, followed by a forming gas anneal at 170 C for 30 min in order to improve the ZrO 2 /InAs interface quality. Subsequently, Ni $0.19 eV was extracted, where k is the Boltzmann constant and T is the temperature. This activation energy is close to half of the band gap of 8 nm InAs (E g $ 0.45 eV), suggesting that the OFF current at low V DS is dominated by mechanisms directly dependent on intrinsic carrier concentration, such as a combination of Shockley Read Hall (SRH) generation/ recombination and trap assisted tunneling (TAT). At a high field of V DS ¼ 500 mV (data are not shown), an activation energy of E A $ 0.15 eV is extracted which is only slightly lower than that of the low-field measurements. This suggests band-to-band tunneling (BTBT) plays only a minor role as compared to SRH and TAT.
In order to better understand the effect of body thickness on the device characteristics, particularly the OFF current floor, 2D simulations coupling the Poisson's and drift-diffusion relations were conducted with TCAD Sentaurus 2010. The experimental OFF-state characteristics were fit by adjusting the low field minority carrier lifetime and including SRH, TAT, and BTBT models. The materials parameters, such as effective mass, band gap, and electron affinity values were obtained from k.p calculations for each T InAs , and thickness dependent phonon mobilities previously calculated 5 eV uniformly distributed through the bandgap was used for all body thicknesses in order to fit the experimental SS. A nonlocal BTBT model was used, with A and B parameters extracted from our previous paper on InAs XOI tunnel-FETs 13 and scaled with tunneling mass and band gap. The Hurkx TAT model was used to simulate the subthreshold region as suggested by the temperature dependent measurements. In this model, TAT is accounted for by increasing the SRH recombination/generation rate in regions of high electric fields. A low-field minority carrier lifetime of s ¼ 1 ps was used as a fitting parameter to match I OFF . This lifetime is reasonable given that s ¼ 50 ps has been reported for thicker (T InAs ¼ 90 nm) InAs epilayers, 14 with s reducing as the thickness is decreased. The saturation velocity was used only as a fitting parameter to match the ON-state characteristics. A good fit with the experiments are obtained with the simple simulation used here (Figs. 2(a)-2(c) ), once again suggesting that I OFF is dominated by TAT and SRH with BTBT only making a minor contribution at high-fields. In the future, the simulations could be improved by a more rigorous treatment of all quantum effects.
Next, we focus on the ON-state characteristics of the XOI FETs. Figure 3(a) shows the transconductance, g m as a function of the gate bias (V GS ) for different body thicknesses at V DS ¼ 0.5 V. Clearly, the peak g m decreases as the body thickness is reduced with peak g m $ 1.72 and 0.65 mS/lm for T InAs ¼ 13 and 5 nm, respectively (Fig. 3(b) ). The intrinsic transconductance, g mi ¼ g m =ð1 À g m R S À g d R SD Þ was also extracted by subtracting the contact resistance effects, where R S is the source contact resistance, R SD is the series resistance of S/D contacts (i.e., R SD ¼ R S þ R D ¼ 2R S ), and g d ¼ dI DS / dV DS is the drain conductance. Here, R s ¼ 85 X lm, 230 X lm, and 600 X lm were used for T InAs ¼ 13, 8, and 5 nm, respectively, as measured from the transmission line method. Peak g mi shows an improvement of $1.4-2.5 Â over peak g m for the explored thickness range, with the thinner body devices 
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showing a more dramatic enhancement, attributed to the higher contact resistance. Specifically, peak g mi of $2.3 and 1.5 mS/ lm are observed for T InAs ¼ 13 and 5 nm, respectively ( Fig. 3(b) ). The body thickness dependence of g mi can be attributed to the previously reported mobility degradation for thin body InAs XOI FETs. 5 The reported g mi values are among the highest reported values in literature for III-V FETs, despite L G $ 200 nm used in this work, and demonstrate the promise of the XOI technology for high performance FETs.
In order to assess the performance of InAs XOI FETs, gate delay 15, 16 was estimated from C ox V DD /I DS at V DD ¼ DV GS ¼ V DS ¼ 0.5 V with an intrinsic gate oxide capacitance of C ox $ 1.4 lF/cm 2 (dielectric constant of ZrO 2 is $16) and plotted as a function of I ON /I OFF in Fig. 4(a) . The C ox used here is extracted from the parallel plate capacitance of ZrO 2 without considering the quantum capacitance (C Q ) of InAs membranes. While this is acceptable for present thicknesses, heavily scaled devices should use the series combination of C ox and C Q for this metric. As a comparison, the gate delays for a InSb 17 high electron mobility transistor (HEMT) with the same channel length (L G ¼ 200 nm) and V DD ¼ 0.5 V from literature is also shown. InAs XOI FETs with T InAs ¼ 13 nm show a gate delay of $0.4 to 1 ps at I ON /I OFF ratio of $10 to 100. These values are comparable to the buried channel 20 nm-thick InSb HEMTs on III-V substrates. As expected, the thinner body XOI FETs exhibit a higher gate delay due to the lower g m (and thereby, lower I ON ), but they deliver higher I ON /I OFF . The results show the interplay between I ON /I OFF and gate delay and suggest that the optimal body thickness need to be wisely selected for a given application. To predict the performance limits of 13 nm InAs XOI FETs, the experimentally extracted gate delays at I ON /I OFF ¼ 100 and V DD ¼ 0.5 V are plotted for different channel lengths as shown in Fig. 4(b) . Based on this plot, the gate delay is projected to be $0.5 ps when the device is scaled down to 50 nm. This projected gate delay is comparable to the state-of-the-art carbon nanotube p-FETs, which are known for their ultrahigh carrier mobility, for the same L G , V DD , and I ON /I OFF (Refs. 15 and 18) .
The results here are particularly promising given that the ultrathin XOI FETs are surface devices with the channel in intimate contact with the gate stack. This device configuration is highly attractive for future scaled transistors as they are expected to exhibit better short channel effects as compared to HEMTs and other buried channel devices. In the future, more in-depth theoretical models that incorporate improved tunneling treatments are needed to further guide the experimental efforts. In parallel, scaling of the channel lengths of the experimental devices down to the sub-50 nm regime is needed, along with exploring sub-5 nm thick body thicknesses. 
